Abstract-In this paper, we present a fully digital differential chaos based random number generator. The output of the digital circuit is proved to be chaotic by calculating the output time series maximum Lyapunov exponent. We introduce a new post processing technique to improve the distribution and statistical properties of the generated data. The post-processed output passes the NIST Sp. 800-22 statistical tests. The sy ®tem is written in Verilog VHDL and realized on Xilinx Virtex R FPGA. The generator can fit into a very small area and have a maximum throughput of 2.1 Gb/s.
I. INTRODUCTION
Chaos is a nonlinear deterministic system that expresses ran dom behavior. Many analog chaos generators have been intro duced ranges from using discrete elements and Op-amps [1], to completely MOS based [2] - [4] , to fully integrated [5] , and dig itally based chaotic generators [6] . Implementation for multi scroll chaos was also introduced [7] . Chaos generators find applications in chaotic based digital communication systems [8] , cryptography [9] , and random number generation [10] .
Analog chaotic generators are sensitive to the operating conditions, process variations, and temperature. In addition, the initial conditions cannot be set precisely in analog gen erators. Analog circuit implementation typically requires a large on-chip area for the state capacitor realization. According to [11] tolerances in practical chaos implementations decrease the quality of the output (Entropy). Many theoretically useful properties of RNG such as, efficiency, repeatability, portabil ity [12] , cannot be achieved using analog circuit realizations.
In this paper we propose an area efficient high speed digital differential chaos based random number generator generator, where the initial conditions and the states are stored in registers rather than capacitors. The system is characterized by wide noise margins and high reliability. The introduced generator is based on the chaos system given in [1], which is described as,
where the nonlinear element is defined as,
The system is written in Verilog VHDL and realized on Xilinx Virtex® 4 FPGA. While the used FPGA is not the latest generation, our circuit fits into a very small area and the output can reach a throughput of 2.1 Gb/s. The digital output is proved to be chaotic by calculating the Maximum Lyapunov Exponent (MLE), and showing a better chaotic behavior than the original differential equation. A new post processing technique is also introduced to improve the distribution and the statistical properties of the generated data, and the output was analyzed using the NIST Sp. 800-22 statistical tests [13] .
II. DIGITAL CHAOTIC DIFFERENTIAL EQUATION
Differential based chaotic generator can be digitally imple mented by realizing the numerical solution of its differential equations. The system given in equation (1) was solved using three different numerical methods, Runge-Kutta fourth order, mid-point, and Euler techniques. The generated time series is proved to be chaotic by calculating its MLE for all three systems. Although Runge-Kutta fourth order and mid-point solutions are considered to be more accurate than Euler, the last technique adds an extra nonlinearity to the chaotic system, which appears from the calculated Lyapunov exponent, which saturates at 0.203, 0.276, and 0.377 for Runge-Kutta fourth order, mid-point, and Euler techniques respectively. Eule . r technique is used to implement the digital system. Let Y = X and Z = X, the numerical solution for equation (1) is evaluated as,
where t expresses the time and h is the time step. These equa tions can be realized using a simple register transfer module, where the state variables X, Y and Z are implemented as registers, rather than capacitors in the analog realizations. Each of the three equations is realized as a combinational logic unit. 978-1-61284-857-0/11/$26.00 ©2011 IEEE CLA - In the native fonn of the equations (3a), (3b) and (3c), there are four required multiplication operations. Eliminating such multiplications will reduce the system's area significantly.
Since the system will be chaotic for intervals of h and a, so they are selected such that, h = 2-a and a = 2b, where 
III. RANDOM NUMBER GENERATION
Chaos circuit realizations are considered to be one of the main techniques to create random number generators (RNG) [10] , [14] , beside jittered oscillator sampling [15] , amplification of a noise source [16] , and Quantum based RNGs [17] . According to [10] chaos generators suffers from a short tenn predictability. In general, post-processing tech niques are used to improve the statistical properties of gener ated random sequences, but in return these techniques reduce the throughput of the generator [14] . We introduce a new post processing technique to improve the chaos generator output to meet the RNG statistical requirements. The proposed post processing perfonnance is compared to previously known systems, Von Neumann technique, and bit-counting [14] . Also, the output of the introduced RNG is tested using the standard NIST Sp. 800-22 random tests package [13] .
Based on chaos generator properties and statistical obser vations, we introduce a new post-processing technique. This technique steps is described as,
Step 1: According to [10] chaos generators suffers from a short tenn predictability. We found that discarding the highest significant bits and keeping only the lowest ones removes the short tenn predictability.
Step 2: Based on statistical observations, it was found that the distribution of the odd and even numbers, and so the ones and zeros, are not balanced. The output distribution was balanced by simply discarding the lowest significant bit.
Step 3: The experimental results show that attaching the three outputs of the generator in one sequence improves both of the throughput and the statistical properties of the output.
In general our post-processing is based on discarding the group of bits with statistical defects, specially the highest significant bits for chaotic systems. The exact number of bits to keep is selected according to the experimental results. This selection is made such that bits from 1 to 3 from each variable are attached together fonning the final output, with symbols range from 0 to 511.
IV. EXPERIMENTAL RESULTS
The chaos generator and the RNG were written in Verilog VHDL and realized on Xilinx Virtex® 4 XC4VSX35 FPGA.
Ta ble I shows the details FPGA area utilization, maximum frequency and maximum throughput of both of the chaos generator and the RNG. This table shows that purposed generator fits into an extremely small area, and reaches a maximum throughput of 2.1 Gb/sec. [18] . The numeri cally calculated exponent saturates at a value of 0.391 after 250,000 iterations. The positive value of the exponent proves the chaotic behavior of the generated data. The calculated exponent shows an improvement over the numerical solution, due to the nonlinearity added to the system by the fixed-point digital implementation, as shown in Fig. 3 . 
B. Post-processing
The proposed post-processing improves the symbols dis tribution compared to the original chaos output, as shown in the Is/2 range shows slit deformation at the higher frequency due to the zero order hold effect of the digital to analog con verter used for adapting the output for the spectrum analyzer. Statistical Test: We use the NIST Sp. 800-22 random tests package [13] 
